


The Flex Logix InferX X1: Pairing Software and Hardware to Enable Edge Machine Learning

Randy Allen Vice President of Software Flex Logix Technologies

History of ML/AI





© 2022 Flex Logix Technologies


2

"It's not possible."

"No, it's necessary."



When we start talking about parallelism and ease of use of truly parallel computers, we're talking about a problem that's as hard as any that computer science has faced... I would be panicked if I were in the industry John Hennessy, STANFORD COMPILER DUDE





Not a new challenge



"Dead Parallel Computer Society"

Convex, Alliant, Multiflow, Encore, FPS, Inmos, Kendall Square, MasPar, nCUBE, Sequent, SGI, Thinking Machines



















Matrix multiplication: a simple example




Scalar

```
for(i=0; i<n; i++)
  for(j=0; j<n; j++)
    for(k=0; k<n; k++)
        c[i][j] += a[i][k] * b[k][j];</pre>
```



Vector

```
for(i=0; i<n; i++)
  for(js=0; js<n; js+=s)
  for(k=0; k<n; k++)
    for(j=js; j<js+s; j++) //vector
        c[i][j] += a[i][k] * b[k][j];</pre>
```






Matrix multiplication in parallel



Scalar: Cache optimized

```
for(ib=0; ib<n; ib+=bi)
  for(jb=0; jb<n; jb+=bj)
  for(k=0; k<n; k++)
    for(i=ib; i<ib+bi; i++)
    for(j=jb; j < jb+bj; j++)
        c[i][j] += a[i][k] * b[k][j];</pre>
```





Systolic array




```
for(i=0; i<n; i++)
                                                                             B22
 for (j=i; i>0; i-) {
                                                                             B12
                                                               B21
    for (k=i; i>1; k-) {
         ta(j,k) = ta(j,k-1);
                                                               B11
         tb(k,j) = tb(k-1,j);
                                             A12 A11 0
 it = i;
 for (j=0; j<i; j++) {
     ta(j,i) = a(j,t);
     tb(1,j) = b(t,j);
     it = it - 1;
 for (j=0; j<i; j++)
                                        A22 A21 0
    for k=0; k<i; k++)
       c(j,k) += ta(j,k) * tb(j,k);
```



Achieving balance









The real challenge of AI is



NOT

Packing more processors onto a die than anyone else in the world Creating the fastest processor synchronization in the world Designing a large ({distributed, fetch-and-phi, shared,}) memory system

BUT INSTEAD

Designing a multiprocessor system with a balance between processors and memory With the right set of specialized instructions for acceleration

In conjunction with software that can effectively utilize the system

BECAUSE


More processors are useful only if the software can compile the net to use them Eliminating the need for synchronization is far more effective than faster synchronization The key to fast processing is reusing data, not fetching it quickly



The Flex Logix InferX™ X1




- Dynamic TPU Array
- Accelerator/Co-processor for host processor
- ASIC performance but dynamic to new models
- Low power/High performance
- Designed for edge (B=1) applications





ASIC efficiency with CPU/GPU flexibility





2019: Xin Feng, Computer vision algorithms and hardware implementations: A survey InferX position added by Flex Logix

flexlogix


InferX Technology


- Dynamic Tensor Processing
- Highly Silicon Efficient
- Programmed via standard Al Model Paradigms (TensorFlow, PyTorch, ONNX)
- Layer by Layer reconfiguration in microseconds

System level view of software



NN Model Framework







InferXDK
Software
Development
Toolkit



.ncf

InferX compiler: unleashes the power of X1




SELECTION OF OPERATORS


Add

Convolution

AvgPool MaxPool Affine Concatenate

. . . .








Runtime software API



Simple API used to couple host application to the inference processing that is offloaded to the InferX X1 coprocessor




INFERX RUNTIME C++ API

FUNCTIONS	DESCRIPTION	ARGS
StartInference	Executes single inference	Data_handle
InferMulti	Executes multiple inferences	times
WaitForInferenceReady	Waits for inference to finish	{}
GetInferOutputData	Retrieves inference results	data_out
SetModel	Loads model into memory	filename
SetData	Established Data	data
Initialize	Initialize X1 HW	{}





Assuring high quality performance






HW configuration depends on Conv2D shape





Cross Functional Exploration




Capturing All Attributes

- Input/Output Quantization
- Activation Functions
- Padding



Accelerating AI for embedded processing






- Retains customer programming model
 - Does not force customer to move to Arm or Linux with SoC approach
 - Minimize time to market and development cost
 - Only need Add-in PCle or M.2 card plus drivers
- Reduces dependence on rapid interface technology evolution
 - Accelerator uses standard PCIe, DRAM
 - Leave Camera and Display interface selection/evolution to Host
- Enables R&D and silicon focus on acceleration processing
 - Dedicate more silicon to high leverage acceleration logic
 - Reduced engineering complexity



Minimal effort required to go from model to inference







Putting it all together





Can help you gain a competitive advantage

Product Impact

 Optimized solutions around your use cases

Hardware

- Future proofed
- GPU flexibility with ASIC performance
- Low power

Compiler SW

- Robust
- Maximum performance
- Minimal user intervention

Runtime SW

The InferX Runtime
API is streamlined
for ease-of-use

Contact Us

Inferx @flex-logix.com



Visit us on the expo floor for more information



Thank you

