



# **Solving Tomorrow's AI Problems Today with Cadence's Newest Processor**

Amol Borkar


Director of Product Management &  
Marketing

Cadence Design Systems

# AI Market Penetration



AR/VR




Automotive



IoT




Mobile




Robotics



IP Camera




Data Center



Consumer  
Electronics

AI used for majority of workloads

# AI Inference Trend: SoCs Need Flexibility and Programmability




- Takes approx. 12 months to get silicon from fab
- AI landscape is constantly evolving
- Architecture and SoC design needs future proofing for the yet-to-be defined AI workload

# Business and AI Market

## Global Edge AI Market

Size, by Component, 2024–2033 (USD Billion)



CAGR: 24.1%

2033 Forecast: \$163B




High % on  
AI hardware

# AI Hardware != NPU

## Not everything can run on NPU

- AI is proliferating & growing
  - Replacing classical methods with transformers, GenAI, agentic, multimodal processing etc.
- In SoC → NPU captures majority of the AI spotlight for inferencing
- **BUT!** Not everything can run on the NPU! (becoming evident)
  - Large number of non-MAC layers, relu, sigmoid, tanh need to be offloaded
- Typical offload mechanisms for NPU (“unsupported layers”)
  - Offload to CPU, GPU, DSP not ideal
- Is there an ideal solution?
  - There is!




# Tensilica NeuroEdge 130 AICP

AI co-processor for agentic and physical AI

# Introducing the Tensilica® NeuroEdge 130 AI Co-Processor


## New Class of Processor

Purpose-built to assist NPU for AI workloads



## NeuroEdge 130 AI Co-Processor (AICP)

NPU Companion for  
Agentic and Physical AI




## Scalable, Configurable, and

## Extensible Architecture

Inherited from features,  
instructions  
& ISA Vision DSP family

**cadence**<sup>®</sup>



Connect to any NPU  
In-House Developed  
3<sup>rd</sup> party NPU IP  
Cadence Neo NPU



## Fast TTM

Leverages existing AI libraries, tools,  
frameworks, SDKs for fast development



## Efficient Design

512-bit VLIW SIMD

Over 30% area saving\*

Over 20% power & energy  
savings\*

1:1 Performance\*


# Why Co-Processor?

## Companion

No AI subsystem is complete with just an NPU (a vector processor is needed)

## Complementary

can be offloaded to NeuroEdge  
What does not run on NPU




## Control

Instruct NPU and send commands to perform operations

# Why Do We Need It?


- Workloads are transforming and becoming AI end-to-end
  - Need for classical and domain specific processing is diminishing
- Not everything can run on NPU
  - Pre/post processing, non-MAC, batch norm, non-linear etc. is needed; NPU offload still needed
- AI Co-Processors use case is proven
  - Vector processor placed next to NPU in many designs (will show later)
- Customers asking for small AI-focused processor to complement NPU
  - Domain specific DSPs contain extra ISA and options (not for AI); customers asking for less PPA
- NeuroEdge AI Co-Processor is purpose-built for AI
  - → Improved PPA, power, energy

# NeuroEdge 130 AI Co-Processor Use Case #1 (Yolo)




# Use Case #2 (YoloS and Yolo8)

- Transformer-based Yolo
- Little to no pre-processing
  - Larger input image / aperture size (also handles resize)
  - RGB/Gray image input
- Any pre-processing is AI-based and part of inference portion
- Camera image is directly fed to network




# SOC Architecture 1.0




*There is room for improvement*

# SOC Architecture 2.0 – Adding Complexes / Clusters




# Architecture Overview

- VLIW SIMD Machine
  - Built upon mature Vision DSP architecture
- Configurable and scalable
  - Up to 512 8x8 MAC, FP16, FP32, BF16 support
  - Quantization Engine, Non-Linear operators
- AXI-based design with enhanced iDMA
- NPU connection
  - AXI based
  - HBDI (High Bandwidth Direct Interface)
- Operate in Manager or Subordinate mode
- ISO 26262 Fusa-ready for automotive markets



# NeuroWeave™ : Unified Cadence® AI Compiler Toolchain




# Key Benefits of NeuroEdge 130 AI Co-Processor

- Purpose Built AI Co-Processor
  - DSPs are vertical products that “can also do AI”
  - An AI Co-Processor for AI workloads of today and tomorrow
- Improved PPA compared to Vision DSPs
  - Over **30%** smaller area for similar config
  - Over **20%** lower power consumption for equivalent workloads
- All of the above with near identical AI performance
  - At network and kernel level
- Same software libraries, compilers, toolchain to enable AI integration
  - Leverage 3<sup>rd</sup> generation tools and frameworks for rapid development and TTM!




# AI Co-Processors – Do they exist?



Intel® Gaudi® 3 AI accelerator  
Spec and Block Diagram

Feature/Product	Intel® Gaudi® 3 Accelerator
BF16 Matrix TFLOPs	1835
FPS Matrix TFLOPs	1835
BF16 Vector TFLOPs	28.7
MME Units	8
TPC Units	64
HBM Capacity	128 GB
HBM Bandwidth	3.67 TB/s
On-die SRAM Capacity	96 MB
On-die SRAM Bandwidth RD+WR (L2 Cache)	19.2 TB/s
Networking	1200 GB/s bidirectional
Host Interface	PCIe Gen5 x16
Host Interface Peak BW	128 GB/s bidirectional
Media Engine	Rotator - 14 Decoders (HEVC, H.264, JPEG, VP9)



## Qualcomm® Hexagon™ 780 Processor

Fused AI  
accelerators



New

16x  
Dedicated Memory

Up to 3x  
Performance per watt

Up to 1000x  
Hand off time

2x  
Tensor Accelerator  
Compute capacity



# Summary

- Confirmed the trend of growing AI usages
- Need for new products to meet such demands
- Introduced new NeuroEdge 130 AI Co-Processor (AICP) product from Cadence Tensilica®
- Flexibility to connect to any NPU
- Use case is proven and in the wild
- Mature software toolchain and libraries will enable fast prototyping and deployment

# Resources

- Cadence Booth: 402
- [Global Edge AI Market](#)
- [nVidia PVA Technical Brief](#)
- [Intel Gaudi 3 AI Accelerator](#)
- [Google TPU v4](#)
- [Qualcomm Hexagon 780](#)
- [Available Now! Logo](#)
- [Innovation Logo](#)
- [Presentation Template](#)



# Thank you!