Development Tools for Embedded Vision
ENCOMPASSING MOST OF THE STANDARD ARSENAL USED FOR DEVELOPING REAL-TIME EMBEDDED PROCESSOR SYSTEMS
The software tools (compilers, debuggers, operating systems, libraries, etc.) encompass most of the standard arsenal used for developing real-time embedded processor systems, while adding in specialized vision libraries and possibly vendor-specific development tools for software development. On the hardware side, the requirements will depend on the application space, since the designer may need equipment for monitoring and testing real-time video data. Most of these hardware development tools are already used for other types of video system design.
Both general-purpose and vender-specific tools
Many vendors of vision devices use integrated CPUs that are based on the same instruction set (ARM, x86, etc), allowing a common set of development tools for software development. However, even though the base instruction set is the same, each CPU vendor integrates a different set of peripherals that have unique software interface requirements. In addition, most vendors accelerate the CPU with specialized computing devices (GPUs, DSPs, FPGAs, etc.) This extended CPU programming model requires a customized version of standard development tools. Most CPU vendors develop their own optimized software tool chain, while also working with 3rd-party software tool suppliers to make sure that the CPU components are broadly supported.
Heterogeneous software development in an integrated development environment
Since vision applications often require a mix of processing architectures, the development tools become more complicated and must handle multiple instruction sets and additional system debugging challenges. Most vendors provide a suite of tools that integrate development tasks into a single interface for the developer, simplifying software development and testing.
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. The NVIDIA A100, based on the NVIDIA Ampere GPU architecture, offers a suite of exciting new features: third-generation Tensor Cores, Multi-Instance GPU (MIG) and third-generation NVLink. Ampere Tensor Cores introduce a novel math mode dedicated for AI
Multiple Conformant OpenXR Implementations Ship Bringing to Life the Dream of Portable XR Applications
Khronos launches OpenXR 1.0 Adopters Program; Multiple implementations from Microsoft and Oculus already conformant; New advanced cross-vendor hand and eye tracking extensions; Minecraft, Blender, Chromium, and Firefox Reality embracing OpenXR Beaverton, OR – July 28, 2020 – Today, The Khronos® Group, an open consortium of industry-leading companies creating graphics and compute interoperability standards, announces multiple
With a tremendously successful Kickstarter campaign, OpenCV.org has launched its affordable smart camera capable of running modern neural networks while performing depth perception in real time. The Kickstarter campaign, which was funded in just 20 minutes, now has more than 2700 backers. In just 10 days it has raised more than $500K in funding making
Lattice sensAI 3.0 Solutions Stack Doubles Performance, Cuts Power Consumption in Half for Edge AI Applications
Enhanced Version of Award-winning Solutions Stack Now Available on Low Power, 28 nm FD-SOI-based Lattice CrossLink-NX FPGAs HILLSBORO, OR – May 20, 2020 – Lattice Semiconductor Corporation (NASDAQ: LSCC), the low power programmable leader, today launched the latest version of its complete solutions stack for on-device AI processing at the Edge, Lattice sensAI™ 3.0. The
This blog post was originally published at Intel’s website. It is reprinted here with the permission of Intel. 2020 has presented significant challenges, such as COVID-19, as well as opportunities that put human resiliency into perspective and priorities reconsidered across industries and our daily lives. However, the need to do more with data in more
Khronos Steps Towards Widespread Deployment of SYCL with Release of SYCL 2020 Provisional Specification
SYCL 2020 features are available now in Intel’s DPC++ and Codeplay’s ComputeCpp; Developers encouraged to provide feedback on the publicly available specification for C++ based heterogeneous parallel programming Beaverton, OR – June 30, 2020 – Today, The Khronos® Group, an open consortium of industry-leading companies creating graphics and compute interoperability standards, announces the ratification and public
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. This is the third post in the CUDA Refresher series, which has the goal of refreshing key concepts in CUDA, tools, and optimization for beginning or intermediate developers. Ease of programming and a giant leap in performance
Intel Announces Unmatched AI and Analytics Platform with New Processor, Memory, Storage and FPGA Solutions
What’s New: Intel today introduced its 3rd Gen Intel® Xeon® Scalable processors and additions to its hardware and software AI portfolio, enabling customers to accelerate the development and use of artificial intelligence (AI) and analytics workloads running in data center, network and intelligent-edge environments. As the industry’s first mainstream server processor with built-in bfloat16 support, Intel’s