Andes Technology

2025 Andes RISC-V CON Debuts in Seoul

Showcasing AI and Automotive Solutions Powered by RISC-V September 12, 2025 – Seoul, South Korea – As AI and automotive systems evolve at unprecedented speed, engineers are seeking more flexible, efficient, and secure computing solutions. RISC-V, with its open and extensible architecture, is fast becoming the preferred foundation for next-generation SoC designs. To explore this […]

2025 Andes RISC-V CON Debuts in Seoul Read More +

Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-lock for ASIL-B/D Automotive Applications

Hsinchu, Taiwan – September 03, 2025 – Andes Technology, a leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores, today announced the launch of its new D23-SE core, a compact and secure processor designed for functional safety applications. Based on the production-proven D23, the D23-SE is engineered to meet the stringent safety and performance requirements of

Andes Technology Announces D23-SE: A Functional Safety RISC-V Core with DCLS and Split-lock for ASIL-B/D Automotive Applications Read More +

Andes Technology Further Expands Long-term Collaboration with Sequans Communications with AndesCore A25MP and N25F RISC-V CPU Core Licenses

Hsinchu Science Park, Taiwan – August 28th, 2025 – Andes Technology Corporation (TWSE: 6533) today celebrated ten years of collaboration with Sequans Communications, with the latest licensing of Andes’ A25MP and N25F RISC-V CPU intellectual property (IP) cores for Sequans’ next-generation Internet of Things (IoT) chipsets featuring 4G and 5G eRedCap cellular network technologies. Sequans, a fabless

Andes Technology Further Expands Long-term Collaboration with Sequans Communications with AndesCore A25MP and N25F RISC-V CPU Core Licenses Read More +

Andes Technology’s AutoOpTune Applies Genetic Algorithms to Accelerate RISC-V Software Optimization

Andes AutoOpTune™ v1.0 accelerates software development by giving software developers the ability to automatically explore and choose the compiler optimizations to achieve their performance and code-size targets. Hsinchu, Taiwan – July 10, 2025 – Andes Technology, a leading provider of high-efficiency, low-power 32/64-bit RISC-V processor cores and a Founding Premier member of RISC-V International, today

Andes Technology’s AutoOpTune Applies Genetic Algorithms to Accelerate RISC-V Software Optimization Read More +

Andes Technology Advances High-performance RISC-V Strategy with U.S.-based Design Center: Condor Computing

San Jose, CA – July 7, 2025 – Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), the leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and founding premier member of RISC-V International, today announced a major milestone in its U.S. expansion through Condor Computing, a wholly owned subsidiary based in Austin, Texas. Condor Computing was established

Andes Technology Advances High-performance RISC-V Strategy with U.S.-based Design Center: Condor Computing Read More +

Andes Technology Unveils AndesAIRE AnDLA I370: A Next-generation Deep Learning Accelerator for Edge and Endpoint AI

Hsinchu, Taiwan –June 05, 2025 – Andes Technology, a leading supplier of high-performance, low-power 32/64-bit RISC-V processor cores and AI acceleration solutions, proudly announces the launch of AndesAIRE™ AnDLA™ I370, its latest Deep Learning Accelerator (DLA), engineered to bring advanced neural network performance to cost-sensitive edge and endpoint AI applications. Building on the success of

Andes Technology Unveils AndesAIRE AnDLA I370: A Next-generation Deep Learning Accelerator for Edge and Endpoint AI Read More +

Andes Technology, Baya Systems and Imagination Technologies to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley

Technical session to explore memory hierarchy, CPU-GPU interaction and real-world integration strategies for accelerating AI and edge workloads SANTA CLARA, CA – April 24, 2025 – Baya Systems, a leader in high-performance system architecture and design tools, today announced it will participate in Andes RISC-V CON Silicon Valley. In a joint developer track session with

Andes Technology, Baya Systems and Imagination Technologies to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley Read More +

BrainChip Extends RISC-V Reach with Andes Technology Integration

April 23, 2025–LAGUNA HILLS, Calif.–(BUSINESS WIRE)–BrainChip Holdings Ltd (ASX: BRN, OTCQX: BRCHF, ADR: BCHPY), the world’s first commercial producer of ultra-low power, fully digital, event-based, brain-inspired AI, today announced the integration of its NPUs with RISC-V cores from Andes Technology, the industry leading provider of RISC-V embedded cores. The companies will demonstrate BrainChip’s Akida™ AKD1500

BrainChip Extends RISC-V Reach with Andes Technology Integration Read More +

Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform

San Jose, CA – April 23, 2025 – Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), the leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and Founding Premier member of RISC-V International, in collaboration with Imagination Technologies, today announces the successful demonstration of Android 15 (Vanilla Ice Cream) running on a high-performance RISC-V-based hardware system. This

Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform Read More +

Andes Technology and S2C Announce FPGA-based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development

San Jose, CA – April 22, 2025 – Andes Technology, a premier provider of high-performance, low-power RISC-V processor IP solutions and S2C, a global leader in FPGA-based prototyping solutions, today announced the results of a strategic collaboration designed to significantly enhance FPGA prototyping capabilities for developers of advanced System-on-Chip (SoC) devices. The partnership leverages S2C’s

Andes Technology and S2C Announce FPGA-based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top