CEVA-XM6 and CEVA Deep Neural Network software framework (CDNN) enables advanced computer vision and AI at the edge in Sigmastar’s SAV538 AI Camera SoC targeting surveillance, automotive, and virtual reality applications Hsinchu, Taiwan, – CEVA Technology Symposium – October 29, 2018 – CEVA, Inc. (NASDAQ: CEVA), the leading licensor of signal processing platforms and artificial intelligence […]
Soren Knudsen, Video and Software Ecosystem Accelerant at Intel, delivers a product demonstration at the May 2018 Embedded Vision Summit. Specifically, Knudsen demonstrates how you can get top performance for vision solutions using Intel’s OpenVINO™ toolkit (open visual inference and neural network optimization), part of the Intel® Vision Products portfolio. View heterogeneous workload performance across
Jeffrey McAllister, Technical Consulting Engineer at Intel, delivers a product demonstration at the May 2018 Embedded Vision Summit. Specifically, McAllister demonstrates how with Intel’s OpenVINO™ toolkit, (open visual inference and neural network optimization), you can boost workload performance with easy heterogeneous execution across multiple types of Intel® platforms (CPU, CPU with integrated graphics, FPGAs, and
Västerås, Sweden, 26th October 2018 – Percepio, the leader in software trace visualization for embedded systems and IoT, announces a collaboration with Synopsys, providing interoperability between Percepio’s Tracealyzer and Synopsys’ DesignWare® ARC® Metaware EV Development Toolkit, an integrated programming environment that accelerates OpenVX and AI application software development for ARC EV6x Embedded Vision Processors. “Developing
Percepio Announces Tracealyzer Support for Synopsys’ ARC EV6x Embedded Vision Processors Read More +
Abdullah Raouf, Marketing Manager for Low Power Solutions at Lattice Semiconductor, delivers a product demonstration at the May 2018 Embedded Vision Summit. Specifically, Raouf demonstrates what an ultra-small (2.15 mm x 2.55 mm), $1 USD FPGA is able to do when embedded with the the company’s sensAI BNN accelerator IP. With the demonstrated solution, system
Lattice Semiconductor Demonstration of a Deep Neural Network that Consumes Only ~800 uW Read More +
JP Singh, Automotive Marketing manager at Lattice Semiconductor, delivers a product demonstration at the May 2018 Embedded Vision Summit. Specifically, Singh demonstrates a machine learning CNN implemented using the company’s sensAI stack on a ECP5 FPGA. Singh shows the detection of speed limit signs and the determination of speed limits with a CNN implementation that
Benchmark Tests Show Dramatic Advantages in Latency and Power-Efficiency Achieved by Innovative Design Approach Santa Clara, CA, USA, October 25, 2018 – NovuMind Inc., a leading innovator in full-stack Artificial Intelligence technologies, today released performance details of its NovuTensor AI chip, with class-leading power efficiency. NovuTensor, purpose-built for deep neural network inference computations, will expand the
NovuMind Releases Details of Breakthrough AI Chip Read More +
Jon Peddie, President and Founder of Jon Peddie Research, delivers the presentation "Recent Developments in the GPU Computing Market" at the Embedded Vision Alliance's September 2018 Vision Industry and Technology Forum. Peddie shares his perspective on how GPUs and the GPU competitive landscape are evolving in response to the fast-growing use of GPUs as parallel
Open Neural Network Exchange (ONNX) support in latest CDNN release enables neural networks trained in various deep learning frameworks to be seamlessly deployed on CEVA-XM Vision DSPs and NeuPro AI processors MOUNTAIN VIEW, Calif., – October 24, 2018 – CEVA, Inc. (NASDAQ: CEVA), the leading licensor of signal processing platforms and artificial intelligence processors for smarter,
CEVA Adds ONNX Support to CDNN Neural Network Compiler Read More +
Dirk Seidel, Senior Industrial Marketing Manager at Lattice Semiconductor, delivers a product demonstration at the May 2018 Embedded Vision Summit. Specifically, Seidel demonstrates object counting using machine learning with a CNN implementation based on Lattice’s sensAI stack and the ECP5 FPGA. Seidel shows how Lattice’s small form factor, low power and production-priced ECP5 FPGA can
Lattice Semiconductor Demonstration of Object Counting Using ECP5 and Machine Learning Read More +
Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.
Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596
