Processors

Processors for Embedded Vision

THIS TECHNOLOGY CATEGORY INCLUDES ANY DEVICE THAT EXECUTES VISION ALGORITHMS OR VISION SYSTEM CONTROL SOFTWARE

This technology category includes any device that executes vision algorithms or vision system control software. The following diagram shows a typical computer vision pipeline; processors are often optimized for the compute-intensive portions of the software workload.

ev pipeline

The following examples represent distinctly different types of processor architectures for embedded vision, and each has advantages and trade-offs that depend on the workload. For this reason, many devices combine multiple processor types into a heterogeneous computing environment, often integrated into a single semiconductor component. In addition, a processor can be accelerated by dedicated hardware that improves performance on computer vision algorithms.

General-purpose CPUs

While computer vision algorithms can run on most general-purpose CPUs, desktop processors may not meet the design constraints of some systems. However, x86 processors and system boards can leverage the PC infrastructure for low-cost hardware and broadly-supported software development tools. Several Alliance Member companies also offer devices that integrate a RISC CPU core. A general-purpose CPU is best suited for heuristics, complex decision-making, network access, user interface, storage management, and overall control. A general purpose CPU may be paired with a vision-specialized device for better performance on pixel-level processing.

Graphics Processing Units

High-performance GPUs deliver massive amounts of parallel computing potential, and graphics processors can be used to accelerate the portions of the computer vision pipeline that perform parallel processing on pixel data. While General Purpose GPUs (GPGPUs) have primarily been used for high-performance computing (HPC), even mobile graphics processors and integrated graphics cores are gaining GPGPU capability—meeting the power constraints for a wider range of vision applications. In designs that require 3D processing in addition to embedded vision, a GPU will already be part of the system and can be used to assist a general-purpose CPU with many computer vision algorithms. Many examples exist of x86-based embedded systems with discrete GPGPUs.

Digital Signal Processors

DSPs are very efficient for processing streaming data, since the bus and memory architecture are optimized to process high-speed data as it traverses the system. This architecture makes DSPs an excellent solution for processing image pixel data as it streams from a sensor source. Many DSPs for vision have been enhanced with coprocessors that are optimized for processing video inputs and accelerating computer vision algorithms. The specialized nature of DSPs makes these devices inefficient for processing general-purpose software workloads, so DSPs are usually paired with a RISC processor to create a heterogeneous computing environment that offers the best of both worlds.

Field Programmable Gate Arrays (FPGAs)

Instead of incurring the high cost and long lead-times for a custom ASIC to accelerate computer vision systems, designers can implement an FPGA to offer a reprogrammable solution for hardware acceleration. With millions of programmable gates, hundreds of I/O pins, and compute performance in the trillions of multiply-accumulates/sec (tera-MACs), high-end FPGAs offer the potential for highest performance in a vision system. Unlike a CPU, which has to time-slice or multi-thread tasks as they compete for compute resources, an FPGA has the advantage of being able to simultaneously accelerate multiple portions of a computer vision pipeline. Since the parallel nature of FPGAs offers so much advantage for accelerating computer vision, many of the algorithms are available as optimized libraries from semiconductor vendors. These computer vision libraries also include preconfigured interface blocks for connecting to other vision devices, such as IP cameras.

Vision-Specific Processors and Cores

Application-specific standard products (ASSPs) are specialized, highly integrated chips tailored for specific applications or application sets. ASSPs may incorporate a CPU, or use a separate CPU chip. By virtue of their specialization, ASSPs for vision processing typically deliver superior cost- and energy-efficiency compared with other types of processing solutions. Among other techniques, ASSPs deliver this efficiency through the use of specialized coprocessors and accelerators. And, because ASSPs are by definition focused on a specific application, they are usually provided with extensive associated software. This same specialization, however, means that an ASSP designed for vision is typically not suitable for other applications. ASSPs’ unique architectures can also make programming them more difficult than with other kinds of processors; some ASSPs are not user-programmable.

Physical AI: Bridging Silicon, Software, and the Real World

This blog post was originally published at Synopsys’s website. It is reprinted here with the permission of Synopsys.   AI is quickly emerging from its digital confines as something new: physical AI. This evolving incarnation pushes beyond the realm of information — code, text, images, video — and enables machines to sense, decide, and act in the

Read More »

Microchip Advances Edge AI Sensor Connectivity with Rev 2.0 PolarFire® FPGA Ethernet Sensor Bridge

h3>Smaller, multi-camera platform enables scalable Ethernet architectures for NVIDIA Edge AI systems while lowering power, cost and integration complexity CHANDLER, Ariz., August 11, 2026 — The shift toward compact, high‑performance edge AI systems is redefining sensor connectivity, pushing developers to deliver power‑ and space‑efficient architectures that remain secure, scalable and future‑ready. To address these challenges, Microchip

Read More »

Your NPU Learned to Listen

Whisper runs end-to-end on Chimera. Encoder and decoder compiled as native GPNPU kernels, INT4 weights, FP16 attention, top-1 token match against the float32 reference. Scales to four cores with a flag, no recompile.   This blog post was originally published at Quadric’s website. It is reprinted here with the permission of Quadric. I ran a

Read More »

The Edge LLM Offload Story: How Synaptics Torq™ Enables High-Efficiency Gemma™ Inference

This blog post was originally published at Synaptics’ website. It is reprinted here with the permission of Synaptics. Developers and system architects today face a growing demand to enable large language model variants on device. They are facing pressure to support transformer-capable models on constrained devices to ensure data privacy, eliminate cloud API charges, and provide

Read More »

Yole Group Forecasts Automotive Semiconductor Market Will Double to $160 Billion by 2031

Yole Group has released Automotive Semiconductor Trends 2026, a new market report examining how electrification, advanced driver-assistance systems, centralized computing and software-defined vehicle architectures are reshaping the automotive semiconductor industry. Yole forecasts that the market will more than double from $77 billion in 2025 to $160 billion in 2031, representing a compound annual growth rate

Read More »

Qualitas Semiconductor – From High-Speed Interfaces to Silicon Validation

Qualitas Semiconductor, a leading provider of high-speed semiconductor IP, presents its cutting-edge IP portfolio powering the next generation of SoCs. From advanced interfaces like PCIe Gen6, UCIe 2.0, and MIPI, to silicon-proven PHY designs on advanced process nodes, Qualitas IP enables chip designers to push the boundaries of performance, power efficiency, and time-to-market.  

Read More »

Andes Technology Unveils Next-Generation AI Solutions: AndesAIRE AnDLA I370 v2.0 and NN SDK v1.2.0 for Advanced ViT, VLM, and SLM at the Edge

Hsinchu, Taiwan – August 3, 2026 – Andes Technology, a leading supplier of high-performance, low-power 32/64-bit RISC-V processor cores and AI acceleration solutions, and a Founding Premier member of RISC-V International, proudly announces a major, synchronized evolutionary leap in its AI portfolio: the launch of the AndesAIRE™ AnDLA™ I370 v2.0 Deep Learning Accelerator IP and the

Read More »

NovaEyeD: Real-Time Face Recognition on ST’s STM32N6

See NovaEyeD in action — ModelNova™’s production-ready Edge AI face recognition model — demonstrated live at the STMicroelectronics booth during the 2026 Embedded Vision Summit. In this demo, we walk through how NovaEyeD delivers efficient, real-time face recognition directly on ST’s STM32N6 MCU, helping ST customers maximize the potential of their silicon. See what makes

Read More »

BrainChip Demonstration of the Company’s Always-On Radar-Based Edge Classification

Ritik Shrivastava, Solutions Architect at BrainChip, demonstrates Akida micro-doppler radar classification, a powerful radar-based object classification solution that runs entirely on-device without internet connection. Shrivastava showcases a live demo using BrainChip’s AKD1500 card attached to a Raspberry Pi, where the system detects and classifies between a bird and drone target in real time using radar.

Read More »

BrainChip AKD1500 Edge AI Co-Processor Demo: Ultra-Low Power AI Inference at the Edge

Tharak Krishnan, Director of Product Management at BrainChip, demonstrates the AKD1500 — BrainChip’s ultra-low power Edge AI Co-Processor — at the 2026 Embedded Vision Summit. Already deployed in real-world applications such as epileptic seizure prediction and drowning swimmer detection, the AKD1500 is purpose-built for use cases where power consumption and battery life are critical constraints.

Read More »

Lattice Semiconductor Completes Acquisition of AMI

HILLSBORO, Ore.–(BUSINESS WIRE)–Jul. 27, 2026– Lattice Semiconductor Corporation (NASDAQ: LSCC), the low power programmable leader, today announced the completion of its acquisition of AMI. First announced on May 4, 2026, the acquisition creates the industry’s most complete secure management and control platform. The acquisition is expected to be accretive to gross margin, free cash flow, and earnings per

Read More »

Microchip Technology Signs Definitive Agreement to Acquire Hailo

CHANDLER, Ariz., July 24, 2026 (GLOBE NEWSWIRE) — (NASDAQ: MCHP) – Microchip Technology Incorporated, a leading provider of smart, connected, and secure embedded control solutions, today announced that it has signed a definitive agreement to acquire Hailo, a provider of accelerated edge AI processors, advanced vision processing solutions, robotics processors and comprehensive AI software flows.

Read More »

Introducing PSOC Edge City: A New Developer Education Program

This blog post was originally published at Infineon’s website. It is reprinted here with the permission of Infineon. Infineon and Hackster.io have launched PSOC™ Edge City, a guided educational developer program designed to build practical expertise with PSOC™ Edge technologies — at your own pace, through structured learning and hands-on challenges. What Is PSOC™ Edge City?

Read More »

BrainChip AKD1500 Now Available in Compact M.2 Form Factor, Enabling Edge AI in Industrial and Commercial Designs

Lower-cost, lower-power edge AI accelerator gives designers a plug-and-play path to upgrade legacy systems to Akida LAGUNA HILLS, Calif. – July 28, 2026 — BrainChip Holdings Ltd. (ASX: BRN, OTCQX: BRCHF, ADR: BCHPY), a global leader in ultra-low power, fully digital, event-based neuromorphic AI, today announced that its AKD1500 chip based on the Akida™ neuromorphic

Read More »

Visionary.ai ISP Powered by NPX6

David Jarmon, Sr. VP of Worldwide Sales at Visionary.ai, and Guy Ben Haim, Sr. Staff Product Manager, discuss Visionary.ai’s advanced AI-powered ISP demo. The solution delivers exceptional video quality with industry-leading low-light and HDR performance, improved detection accuracy, a modular pipeline, and low-power, on-chip deployment—highlighting adaptable, software-defined image processing.   Since the filming of this

Read More »

Custom Vision Accelerator (NVIDIA PVA) Built with ASIP Designer in Action

Viswateja Nemani, Sr. Staff Solutions Architect, showcases NVIDIA’s Programmable Vision Accelerator (PVA), a low-power VLIW/SIMD processor built with ASIP Designer using custom instructions tailored for vision and image workloads. The live demo runs real-time stereo depth on the PVA, illustrating how heterogeneous compute on the Jetson Orin NX lets specialized accelerators handle vision while the

Read More »

Free Webinar on Automotive Perception in the Physical AI Era

On September 29, 2026 at 9 am PT (noon ET), Pierrick Boulay, Principal Analyst, Automotive Semiconductors, and Anas Chalak, Technology & Market Analyst, Imaging at Yole Group, will present the free hour webinar “Automotive Perception in the Physical AI Era: Imaging, Sensors and Computing,” organized by the Edge AI and Vision Alliance. Here’s the description,

Read More »

2.5 VL on NPX6 Silicon

Gordon Cooper, Principal Product Manager, and Alexey Brodkin, Director SW, present a demo showcasing the Qwen 2.5 VL real-time vision-language model running on existing silicon enabled by the ARC NPX NPU IP. The 48K MAC NPX6 handles the prompt processing and token generation and can also process other vision algorithms in parallel.     Since

Read More »

Avocado OS x Grinn: Rapid Physical AI Development on Edge Vision Hardware

At EVS 2026, Bill Brock, CEO of Peridio, joins Robert Atrea, CEO of Grinn Global, to announce a co-development partnership bringing Avocado OS to Grinn’s AstroSOM 1680 platform. Together, they demonstrate how Avocado OS integrates with Grin’s edge vision hardware to accelerate development of production-ready computer vision and physical AI applications. The demo highlights a

Read More »

The Arduino UNO Q Board: Unpack the Dual-Brain Power for Next-Gen Edge AI

This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. Get ready to reimagine what’s possible with Arduino! The new Arduino® UNO Q is shaking things up by bringing a powerful, dual-brain approach to your IoT development. This board is an approachable starting point for beginner robotics, sensor integration, local

Read More »

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top