Processors

Processors for Embedded Vision

THIS TECHNOLOGY CATEGORY INCLUDES ANY DEVICE THAT EXECUTES VISION ALGORITHMS OR VISION SYSTEM CONTROL SOFTWARE

This technology category includes any device that executes vision algorithms or vision system control software. The following diagram shows a typical computer vision pipeline; processors are often optimized for the compute-intensive portions of the software workload.

ev pipeline

The following examples represent distinctly different types of processor architectures for embedded vision, and each has advantages and trade-offs that depend on the workload. For this reason, many devices combine multiple processor types into a heterogeneous computing environment, often integrated into a single semiconductor component. In addition, a processor can be accelerated by dedicated hardware that improves performance on computer vision algorithms.

General-purpose CPUs

While computer vision algorithms can run on most general-purpose CPUs, desktop processors may not meet the design constraints of some systems. However, x86 processors and system boards can leverage the PC infrastructure for low-cost hardware and broadly-supported software development tools. Several Alliance Member companies also offer devices that integrate a RISC CPU core. A general-purpose CPU is best suited for heuristics, complex decision-making, network access, user interface, storage management, and overall control. A general purpose CPU may be paired with a vision-specialized device for better performance on pixel-level processing.

Graphics Processing Units

High-performance GPUs deliver massive amounts of parallel computing potential, and graphics processors can be used to accelerate the portions of the computer vision pipeline that perform parallel processing on pixel data. While General Purpose GPUs (GPGPUs) have primarily been used for high-performance computing (HPC), even mobile graphics processors and integrated graphics cores are gaining GPGPU capability—meeting the power constraints for a wider range of vision applications. In designs that require 3D processing in addition to embedded vision, a GPU will already be part of the system and can be used to assist a general-purpose CPU with many computer vision algorithms. Many examples exist of x86-based embedded systems with discrete GPGPUs.

Digital Signal Processors

DSPs are very efficient for processing streaming data, since the bus and memory architecture are optimized to process high-speed data as it traverses the system. This architecture makes DSPs an excellent solution for processing image pixel data as it streams from a sensor source. Many DSPs for vision have been enhanced with coprocessors that are optimized for processing video inputs and accelerating computer vision algorithms. The specialized nature of DSPs makes these devices inefficient for processing general-purpose software workloads, so DSPs are usually paired with a RISC processor to create a heterogeneous computing environment that offers the best of both worlds.

Field Programmable Gate Arrays (FPGAs)

Instead of incurring the high cost and long lead-times for a custom ASIC to accelerate computer vision systems, designers can implement an FPGA to offer a reprogrammable solution for hardware acceleration. With millions of programmable gates, hundreds of I/O pins, and compute performance in the trillions of multiply-accumulates/sec (tera-MACs), high-end FPGAs offer the potential for highest performance in a vision system. Unlike a CPU, which has to time-slice or multi-thread tasks as they compete for compute resources, an FPGA has the advantage of being able to simultaneously accelerate multiple portions of a computer vision pipeline. Since the parallel nature of FPGAs offers so much advantage for accelerating computer vision, many of the algorithms are available as optimized libraries from semiconductor vendors. These computer vision libraries also include preconfigured interface blocks for connecting to other vision devices, such as IP cameras.

Vision-Specific Processors and Cores

Application-specific standard products (ASSPs) are specialized, highly integrated chips tailored for specific applications or application sets. ASSPs may incorporate a CPU, or use a separate CPU chip. By virtue of their specialization, ASSPs for vision processing typically deliver superior cost- and energy-efficiency compared with other types of processing solutions. Among other techniques, ASSPs deliver this efficiency through the use of specialized coprocessors and accelerators. And, because ASSPs are by definition focused on a specific application, they are usually provided with extensive associated software. This same specialization, however, means that an ASSP designed for vision is typically not suitable for other applications. ASSPs’ unique architectures can also make programming them more difficult than with other kinds of processors; some ASSPs are not user-programmable.

See How ams OSRAM Revolutionize Optical Solutions with the Help of Cadence Tools

OSRAM utilizes the Quantus SNA workflow for high-precision silicon. In modern semiconductor design, Heterogeneous Integration is the new frontier. When light detectors for Medical Imaging or depth sensors for Autonomous Systems are packed onto a single die alongside radio systems, the risk of interference skyrockets. For ‪ams OSRAM‬, “sensing the power of light” means more

Read More »

The On-Device LLM Revolution: Why 3B-30B Models Are Moving to the Edge

This blog post was originally published at Quadric’s website. It is reprinted here with the permission of Quadric. After years of cloud-centric inference, AI is moving to the edge. The “Goldilocks zone” of 3B to 30B parameter models is delivering GPT-4-class performance on smartphones, automotive systems, and industrial equipment — and creating an acute challenge for

Read More »

Inside the Intelligent Mobile Camera Powered by Exynos 2600 VPS

This blog post was originally published at Samsung Semiconductor’s website. It is reprinted here with the permission of Samsung Semiconductor. Until recently, the evolution of mobile cameras has been centered on the image sensor and the image signal processor (ISP). In this conventional architecture, the image sensor converts light into electrical signals, while the ISP corrects

Read More »

Upcoming Webinar on NVIDIA IGX Thor

On April 15, 2026, at 9:00 pm PDT (12:00 pm EDT) NVIDIA will deliver a webinar “Unlock Real-Time Physical AI for the Industrial Edge” From the event page: Join us to learn how IGX Thor’s Blackwell-powered architecture is powering autonomous robots, surgical systems, and high-performance industrial automation at the edge. NVIDIA experts will walk through

Read More »

Lightweight Keyword Spotting Solution from Microchip

Microchip presents a customizable, target-agnostic solution to program wake words and voice commands. The ML model, generated and tested using a custom application, has low latency and a minimal memory footprint, making it ideal for resource-constrained embedded systems. The ML model can be integrated into voice-based applications running on any 32-bit microcontroller or microprocessor running

Read More »

Accelerating Multi-Die Innovation: How Synopsys and Samsung are Shaping Chip Design

This blog post was originally published at Synopsys’s website. It is reprinted here with the permission of Synopsys. With the semiconductor industry shifting from monolithic chip designs to multi-die architectures — which leverage chiplets for improved flexibility, scalability, and time to market — engineering teams are facing new hurdles and complexities. Beyond power, performance, and area (PPA), they

Read More »

A Smarter Vision for AI at ISC West 2026

Ambarella will be hosting an invitation-only exhibition at ISC West 2026, taking place March 25 – 27 at the Venetian Expo in Las Vegas, where we’ll demonstrate how edge AI is enabling the next generation of intelligent security and physical AI systems. This year’s theme, “A Smarter Vision for AI,” reflects an important shift underway

Read More »

UCIe & Chiplets: A Practical Guide to Modular SoC Design

This blog post was originally published at Tessolve’s website. It is reprinted here with the permission of Tessolve. The semiconductor industry is undergoing a paradigm shift. Traditional monolithic System-on-Chip (SoC) designs are giving way to modular architectures that leverage interoperable chiplets. At the heart of this evolution is Universal Chiplet Interconnect Express (UCIe). This open standard

Read More »

Cadence and NVIDIA Unveil Accelerated Engineering Solutions Purpose-Built for Agentic AI Chip and System Design​

New agentic integrated circuit (IC) and physical AI accelerated solutions enable engineers to solve previously impossible chip, system and AI factory challenges   SAN JOSE, Calif.— Today, Cadence announced an expansion of its broad collaboration with NVIDIA to accelerate Cadence’s Design for AI and AI for Design strategy. The next generation of agentic AI design solutions includes autonomous,

Read More »

STMicroelectronics and Leopard Imaging Accelerate Robotics Vision with NVIDIA Jetson-ready Multi-sensor Module

Key Takeaways Multimodal module combining 2D imaging, 3D depth sensing, and human-like motion perception NVIDIA Holoscan Sensor Bridge ensuring multi-gigabit plug and play connectivity with Jetson platforms Fully supported by NVIDIA Isaac open robot development platform STMicroelectronics and Leopard Imaging® have introduced an all-in-one multimodal vision module for humanoid and other advanced robotics systems. Combining

Read More »

HSP: The new hardware accelerator that transforms an ultra-low-power STM32U3 into an AI machine

This blog post was originally published at STMicroelectronics’s website. It is reprinted here with the permission of STMicroelectronics. ST is launching today its hardware signal processor (HSP), a new hardware unit that the industry will experience in more and more of our upcoming STM32 microcontrollers, starting today with our new STM32U3B5/C5 devices featuring 2 MB of flash. In a

Read More »

NVIDIA, T-Mobile and Partners Integrate Physical AI Applications on AI-RAN-Ready Infrastructure

News Summary: T-Mobile pilots NVIDIA RTX PRO 6000 Blackwell Server Edition AI infrastructure to demonstrate physical AI applications at the edge, complementing the AI-RAN Innovation Center’s distributed network Physical AI developers including Fogsphere, LinkerVision, Levatas, Vaidio and Siemens Energy are building reasoning and vision AI agents to the edge using the NVIDIA Metropolis Blueprint for

Read More »

Lattice Joins NVIDIA Halos Ecosystem to Advance Safety for Physical AI with Holoscan Sensor Bridge

HILLSBORO, Ore. – Mar. 16, 2026 – Lattice Semiconductor (NASDAQ: LSCC), the low power programmable leader, today announced it has joined the NVIDIA Halos AI Systems Inspection Lab ecosystem, the first ANSI National Accreditation Board (ANAB) accredited inspection lab for AI-driven physical systems. Announced at the NVIDIA GTC 2026, Lattice will engage with NVIDIA and other Halos ecosystem members to

Read More »

NVIDIA and Global Robotics Leaders Take Physical AI to the Real World

News Summary: Physical AI leaders across robot brain developers, industrial, and surgical robot giants and humanoid pioneers including ABB Robotics, AGIBOT, Agility, CMR Surgical, FANUC, Figure, Hexagon Robotics, KUKA, Medtronic, Skild AI, Universal Robots, World Labs and YASKAWA are building on NVIDIA technology to develop and deploy physical AI at scale. NVIDIA unveils new NVIDIA

Read More »

NXP Delivers New Innovations for Advanced Physical AI with NVIDIA

Key Takeaways: Secure, reliable real-time data processing and transport solutions for next-generation physical AI applications, developed in collaboration with NVIDIA NVIDIA humanoid robotics solutions integrated into NXP’s safe, secure edge portfolio cut development costs and speed time to market First in a series of NXP’s foundational robotics solutions designed to accelerate physical AI development and

Read More »

BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag Reference Platform

LAGUNA HILLS, Calif. — March 10, 2026 — BrainChip Holdings Ltd. (ASX: BRN, OTCQX: BRCHF, ADR: BCHPY), the world’s first commercial producer of ultra-low-power, fully digital, event-based neuromorphic AI, today announced at Embedded World in Nuremberg, Germany the launch of AkidaTag©, a reference platform for smart sensing in a battery-powered tag powered by Nordic Semiconductor. Intelligent wearable and remote industrial sensors

Read More »

Arduino Announces Arduino VENTUNO Q, Powered by Qualcomm Dragonwing IQ8 Series

The new platform by the leading open-source hardware provider is purpose-built for generative AI, robotics, and actuation — making advanced capabilities accessible to all.   Ahead of Embedded World, Arduino announced the upcoming launch of its newest platform to democratize edge AI, Arduino® VENTUNO™ Q. Named after the Italian word for twenty-one​, VENTUNO Q builds on the iconic

Read More »

Intel Launches Core Series 2 Processor with Real-Time Performance and Expands Edge AI Portfolio

New industrial-ready platform delivers breakthrough deterministic performance; sixth Edge AI suite targets healthcare applications   NUREMBERG, Germany — March 9, 2026 — At Embedded World 2026, Intel launched the Intel® Core™ processor Series 2 with P-cores, an industrial-ready platform engineered for mission-critical edge applications. Intel also announced its latest Edge AI suite for Health & Life Sciences, providing validated reference pipelines and benchmarking tools

Read More »

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top