Processors for Embedded Vision
THIS TECHNOLOGY CATEGORY INCLUDES ANY DEVICE THAT EXECUTES VISION ALGORITHMS OR VISION SYSTEM CONTROL SOFTWARE
This technology category includes any device that executes vision algorithms or vision system control software. The following diagram shows a typical computer vision pipeline; processors are often optimized for the compute-intensive portions of the software workload.

The following examples represent distinctly different types of processor architectures for embedded vision, and each has advantages and trade-offs that depend on the workload. For this reason, many devices combine multiple processor types into a heterogeneous computing environment, often integrated into a single semiconductor component. In addition, a processor can be accelerated by dedicated hardware that improves performance on computer vision algorithms.
General-purpose CPUs
While computer vision algorithms can run on most general-purpose CPUs, desktop processors may not meet the design constraints of some systems. However, x86 processors and system boards can leverage the PC infrastructure for low-cost hardware and broadly-supported software development tools. Several Alliance Member companies also offer devices that integrate a RISC CPU core. A general-purpose CPU is best suited for heuristics, complex decision-making, network access, user interface, storage management, and overall control. A general purpose CPU may be paired with a vision-specialized device for better performance on pixel-level processing.
Graphics Processing Units
High-performance GPUs deliver massive amounts of parallel computing potential, and graphics processors can be used to accelerate the portions of the computer vision pipeline that perform parallel processing on pixel data. While General Purpose GPUs (GPGPUs) have primarily been used for high-performance computing (HPC), even mobile graphics processors and integrated graphics cores are gaining GPGPU capability—meeting the power constraints for a wider range of vision applications. In designs that require 3D processing in addition to embedded vision, a GPU will already be part of the system and can be used to assist a general-purpose CPU with many computer vision algorithms. Many examples exist of x86-based embedded systems with discrete GPGPUs.
Digital Signal Processors
DSPs are very efficient for processing streaming data, since the bus and memory architecture are optimized to process high-speed data as it traverses the system. This architecture makes DSPs an excellent solution for processing image pixel data as it streams from a sensor source. Many DSPs for vision have been enhanced with coprocessors that are optimized for processing video inputs and accelerating computer vision algorithms. The specialized nature of DSPs makes these devices inefficient for processing general-purpose software workloads, so DSPs are usually paired with a RISC processor to create a heterogeneous computing environment that offers the best of both worlds.
Field Programmable Gate Arrays (FPGAs)
Instead of incurring the high cost and long lead-times for a custom ASIC to accelerate computer vision systems, designers can implement an FPGA to offer a reprogrammable solution for hardware acceleration. With millions of programmable gates, hundreds of I/O pins, and compute performance in the trillions of multiply-accumulates/sec (tera-MACs), high-end FPGAs offer the potential for highest performance in a vision system. Unlike a CPU, which has to time-slice or multi-thread tasks as they compete for compute resources, an FPGA has the advantage of being able to simultaneously accelerate multiple portions of a computer vision pipeline. Since the parallel nature of FPGAs offers so much advantage for accelerating computer vision, many of the algorithms are available as optimized libraries from semiconductor vendors. These computer vision libraries also include preconfigured interface blocks for connecting to other vision devices, such as IP cameras.
Vision-Specific Processors and Cores
Application-specific standard products (ASSPs) are specialized, highly integrated chips tailored for specific applications or application sets. ASSPs may incorporate a CPU, or use a separate CPU chip. By virtue of their specialization, ASSPs for vision processing typically deliver superior cost- and energy-efficiency compared with other types of processing solutions. Among other techniques, ASSPs deliver this efficiency through the use of specialized coprocessors and accelerators. And, because ASSPs are by definition focused on a specific application, they are usually provided with extensive associated software. This same specialization, however, means that an ASSP designed for vision is typically not suitable for other applications. ASSPs’ unique architectures can also make programming them more difficult than with other kinds of processors; some ASSPs are not user-programmable.

AMD Unveils 5th Gen AMD EPYC Embedded Processors Delivering Leadership Performance, Efficiency and Long Product Lifecycles for Networking, Storage, and Industrial Edge Markets
High-performance “Zen 5” architecture offers server-grade performance and efficiency combined with purpose-built features for optimized product longevity and system resiliency Cisco and IBM among the first technology partners to adopt 5th Gen AMD EPYC Embedded CPUs to power next generation platforms NUREMBERG, Germany, March 11, 2025 (GLOBE NEWSWIRE) — AMD (NASDAQ: AMD) today announced the expansion

Altera to Showcase the Latest Programmable Innovations at Embedded World 2025
Sandra Rivera, CEO of Altera, will explore the transformative impact of AI at the Edge at Embedded World 2025. In her opening keynote, Sandra will discuss how FPGAs are revolutionizing AI implementation by offering flexible, programmable hardware and software solutions. NUREMBERG, Germany, Mar. 10, 2025 – Today at Embedded World, Altera Corporation, a leader in

Qualcomm at Embedded World: Accelerating Digital Transformation with Edge AI
This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. An essential partner to the embedded community, Qualcomm Technologies, Inc. strengthens its leadership in intelligent computing with several key announcements The AI revolution is sparking a wave of innovation in the embedded community, spawning a flurry of

The Rise of Chiplets and Simplified Interconnectivity
Smaller and more compact designs with simplified structures can be achieved with chiplet technology. IDTechEx‘s report, “Chiplet Technology 2025-2035: Technology, Opportunities, Applications“, unpacks the benefits and challenges of developing chiplet technology compared with competing semiconductor designs and their best-suited applications. Chiplet characteristics Chiplets allow for GPU, CPU, and IO components to become miniaturized to suit

Synaptics Extends Edge AI Portfolio with High-performance Adaptive MCUs for Multimodal Context-aware Computing
Featuring three power levels, the SR-Series MCUs scale Astra AI-Native hardware and open-source software to accelerate the development of low-power, cognitive IoT devices. Nuremberg, Germany, March 10, 2025 — Synaptics® Incorporated (Nasdaq: SYNA) has extended its award-winning Synaptics AstraTM AI-Native platform with the SR-Series high-performance adaptive microcontroller units (MCUs) for scalable context-aware Edge AI. The

Axelera AI Secures Up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-performance Computing
March 6, 2025 – Axelera AI, the leading provider of purpose-built AI hardware acceleration technology for generative AI and computer vision inference at the edge, unveiled Titania™, a high-performance, energy efficient and scalable AI inference chiplet. The development of this chiplet builds on Axelera AI’s innovative approach to Digital In-Memory Computing (D-IMC) architecture, which provides

Unveiling the Qualcomm Dragonwing Brand Portfolio: Solutions For a New Era of Industrial Innovation
This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. Our mission is to deliver intelligent computing everywhere. We have an amazing suite of products, and while you may be familiar with the Snapdragon brand portfolio, you may not know that we have a whole suite of

How e-con Systems’ TintE ISP IP Core Increases the Efficiency of Embedded Vision Applications
This blog post was originally published at e-con Systems’ website. It is reprinted here with the permission of e-con Systems. e-con Systems has developed TintE™, a ready to deploy ISP IP core engineered to enhance image quality in camera systems. Built to deliver high performance on leading FPGA platforms, it accelerates real-time image processing with

MIPS Drives Real-time Intelligence into Physical AI Platforms
The new MIPS Atlas product suite delivers cutting-edge compute subsystems that empower autonomous edge solutions to sense, think and act with precision, driving innovation across the growing physical AI opportunity in industrial robotics and autonomous platform markets. SAN JOSE, CA. – March 4th, 2025 – MIPS, the world’s leading supplier of compute subsystems for autonomous

Vision Language Model Prompt Engineering Guide for Image and Video Understanding
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Vision language models (VLMs) are evolving at a breakneck speed. In 2020, the first VLMs revolutionized the generative AI landscape by bringing visual understanding to large language models (LLMs) through the use of a vision encoder. These

AMD Unveils Next-generation AMD RDNA 4 Architecture with the Launch of AMD Radeon RX 9000 Series Graphics Cards
The new AMD Radeon™ RX 9000 Series graphics cards deliver enthusiast-level gaming experiences supercharged by AI SANTA CLARA, Calif., Feb. 28, 2025 (GLOBE NEWSWIRE) — AMD (NASDAQ: AMD) today unveiled the highly-anticipated AMD RDNA™ 4 graphics architecture with the launch of the AMD Radeon™ RX 9070 XT and RX 9070 graphics cards as a part

Arm Drives Next-generation Performance for IoT with World’s First Armv9 Edge AI Platform
News highlights: World’s first Armv9 edge AI platform, optimized for IoT with the new Cortex-A320 CPU and Ethos-U85 NPU, enables on-device AI models over one billion parameters – earning support from industry leaders, including AWS, Siemens and Renesas. The ultra-efficient Arm Cortex-A320 leverages Armv9 to enhance efficiency, performance, and security in IoT markets, driving advancements

How FPGAs Are Advancing Next-generation Embedded Vision Applications (Part 2)
This blog post was originally published at e-con Systems’ website. It is reprinted here with the permission of e-con Systems. Field-programmable Gate Arrays (FPGAs) help embedded vision applications meet complex requirements. Discover why FPGAs power next-gen systems with computing power, flexibility, and energy awareness, and learn about their future impact. Embedded vision is a huge

Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
proteanTecs’ on-chip monitoring successfully integrated into the AndesCore™ AX45MPV RISC-V multicore vector processor TAIPEI, Taiwan and HAIFA, Israel — Feb 25, 2025 — Andes Technology Corporation (TWSE: 6533), a leading supplier of RISC-V processor IP, and proteanTecs, a global leader of health and performance monitoring solutions for advanced electronics, today announced a strategic partnership. This collaboration enables joint customers

Imagination Takes Efficiency Up a Level with Latest D-series GPU IP
The Imagination DXTP GPU IP extends battery life when accelerating graphics and compute workloads on mobile and other power-constrained devices. 25 February 2025 – Today Imagination Technologies announces its latest GPU IP, Imagination DXTP, which sets a new standard for the efficient acceleration of graphics and compute workloads on smartphones and other power-constrained devices. Thanks

New AI Model Offers Cellular-level View of Cancerous Tumors
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Researchers studying cancer unveiled a new AI model that provides cellular-level mapping and visualizations of cancer cells, which scientists hope can shed light on how—and why—certain inter-cellular relationships triggers cancers to grow. BioTuring, a San Diego-based startup,

D3 Embedded Partners with Silicon Highway to Provide Rugged Camera Solutions to Europe
Rochester, NY – February 12, 2025 – D3 Embedded today announced its partnership with Silicon Highway, a leading European distribution company specializing in embedded AI edge solutions, to accelerate the delivery of high-performance rugged cameras to the European market. This partnership will allow D3 Embedded to leverage Silicon Highway’s local expertise and knowledge of the

Intel Unveils Leadership AI and Networking Solutions with Xeon 6 Processors
Intel completes Xeon 6 portfolio of processors, delivering a CPU for the broadest set of workloads in the industry. NEWS HIGHLIGHTS Intel launches new Intel® Xeon® 6 processors with Performance-cores, offering industry-leading performance across data center workloads and up to 2x higher performance in AI processing1. New Xeon 6 processors for network and edge applications

Vision Components and Phytec Announce Partnership: MIPI Cameras and Processor Boards Perfectly Integrated
Mainz, February 20, 2025 – Phytec and Vision Components have agreed to collaborate on the integration of cameras into embedded systems. The partnership enables users to easily operate all of VC’s 50+ MIPI cameras with Phytec embedded imaging processor boards. The corresponding drivers are already included in the Linux BSP of the Phytec modules. As

DeepSeek-R1 1.5B on SiMa.ai for Less Than 10 Watts
February 18, 2025 09:00 AM Eastern Standard Time–SAN JOSE, Calif.–(BUSINESS WIRE)–SiMa.ai, the software-centric, embedded edge machine learning system-on-chip (MLSoC) company, today announced the successful implementation of DeepSeek-R1-Distill-Qwen-1.5B on its ONE Platform for Edge AI, achieving breakthrough performance within an unprecedented power envelope of under 10 watts. This implementation marks a significant advancement in efficient, secure