Processors for Embedded Vision
THIS TECHNOLOGY CATEGORY INCLUDES ANY DEVICE THAT EXECUTES VISION ALGORITHMS OR VISION SYSTEM CONTROL SOFTWARE
This technology category includes any device that executes vision algorithms or vision system control software. The following diagram shows a typical computer vision pipeline; processors are often optimized for the compute-intensive portions of the software workload.
The following examples represent distinctly different types of processor architectures for embedded vision, and each has advantages and trade-offs that depend on the workload. For this reason, many devices combine multiple processor types into a heterogeneous computing environment, often integrated into a single semiconductor component. In addition, a processor can be accelerated by dedicated hardware that improves performance on computer vision algorithms.
General-purpose CPUs
While computer vision algorithms can run on most general-purpose CPUs, desktop processors may not meet the design constraints of some systems. However, x86 processors and system boards can leverage the PC infrastructure for low-cost hardware and broadly-supported software development tools. Several Alliance Member companies also offer devices that integrate a RISC CPU core. A general-purpose CPU is best suited for heuristics, complex decision-making, network access, user interface, storage management, and overall control. A general purpose CPU may be paired with a vision-specialized device for better performance on pixel-level processing.
Graphics Processing Units
High-performance GPUs deliver massive amounts of parallel computing potential, and graphics processors can be used to accelerate the portions of the computer vision pipeline that perform parallel processing on pixel data. While General Purpose GPUs (GPGPUs) have primarily been used for high-performance computing (HPC), even mobile graphics processors and integrated graphics cores are gaining GPGPU capability—meeting the power constraints for a wider range of vision applications. In designs that require 3D processing in addition to embedded vision, a GPU will already be part of the system and can be used to assist a general-purpose CPU with many computer vision algorithms. Many examples exist of x86-based embedded systems with discrete GPGPUs.
Digital Signal Processors
DSPs are very efficient for processing streaming data, since the bus and memory architecture are optimized to process high-speed data as it traverses the system. This architecture makes DSPs an excellent solution for processing image pixel data as it streams from a sensor source. Many DSPs for vision have been enhanced with coprocessors that are optimized for processing video inputs and accelerating computer vision algorithms. The specialized nature of DSPs makes these devices inefficient for processing general-purpose software workloads, so DSPs are usually paired with a RISC processor to create a heterogeneous computing environment that offers the best of both worlds.
Field Programmable Gate Arrays (FPGAs)
Instead of incurring the high cost and long lead-times for a custom ASIC to accelerate computer vision systems, designers can implement an FPGA to offer a reprogrammable solution for hardware acceleration. With millions of programmable gates, hundreds of I/O pins, and compute performance in the trillions of multiply-accumulates/sec (tera-MACs), high-end FPGAs offer the potential for highest performance in a vision system. Unlike a CPU, which has to time-slice or multi-thread tasks as they compete for compute resources, an FPGA has the advantage of being able to simultaneously accelerate multiple portions of a computer vision pipeline. Since the parallel nature of FPGAs offers so much advantage for accelerating computer vision, many of the algorithms are available as optimized libraries from semiconductor vendors. These computer vision libraries also include preconfigured interface blocks for connecting to other vision devices, such as IP cameras.
Vision-Specific Processors and Cores
Application-specific standard products (ASSPs) are specialized, highly integrated chips tailored for specific applications or application sets. ASSPs may incorporate a CPU, or use a separate CPU chip. By virtue of their specialization, ASSPs for vision processing typically deliver superior cost- and energy-efficiency compared with other types of processing solutions. Among other techniques, ASSPs deliver this efficiency through the use of specialized coprocessors and accelerators. And, because ASSPs are by definition focused on a specific application, they are usually provided with extensive associated software. This same specialization, however, means that an ASSP designed for vision is typically not suitable for other applications. ASSPs’ unique architectures can also make programming them more difficult than with other kinds of processors; some ASSPs are not user-programmable.
Cadence Demonstration of Waveguide 4D Radar Central Computing on a Tensilica Vision DSP-based Platform
Sriram Kalluri, Product Marketing Manager for Cadence Tensilica DSPs, demonstrates the company’s latest edge AI and vision technologies and products at the 2025 Embedded Vision Summit. Specifically, Kalluri demonstrates the use of the Tensilica Vision 130 (P6) DSP for advanced 4D radar computing for perception sensing used in ADAS applications. The Vision 130 DSP is
Cadence Demonstration of a SWIN Shifted Window Vision Transform on a Tensilica Vision DSP-based Platform
Amol Borkar, Director of Product Marketing for Cadence Tensilica DSPs, presents the company’s latest edge AI and vision technologies at the 2025 Embedded Vision Summit. Specifically, Borkar demonstrates the use of the Tensilica Vision 230 (Q7) DSP for advanced AI and transformer applications. The Vision 230 DSP is a highly efficient, configurable, and extensible processor
US Export Controls on AI Chips Boost Domestic Innovation in China
AI chips for data centers, rely on international collaboration in design, manufacturing, and distribution, however the US has cornered China by restricting this collaboration. These AI processors see increasing demand in data centers, but this comes with high energy consumption and capital costs. The discussion around advanced chips for artificial intelligence, driven by billions in
Aizip Demonstration of Its Personal Offline AI Assistant for Biking on a Cadence Tensilica HiFi DSP Platform
Nathan Francis, Head of Business Development at Aizip, demonstrates the company’s latest edge AI and vision technologies and products in Cadence’s booth at the 2025 Embedded Vision Summit. Specifically, Francis demonstrates the capabilities of his company’s small language model capable of running on a bike computer. You can’t assume internet connectivity when biking in the
DeGirum Demonstration of Its PySDK Running on BrainChip Hardware for Real-time Edge AI
Stephan Sokolov, Software Engineer at DeGirum, demonstrates the company’s latest edge AI and vision technologies and products in BrainChip’s booth at the 2025 Embedded Vision Summit. Specifically, Sokolov demonstrates the power of real-time AI inference at the edge, running DeGirum’s PySDK application directly on BrainChip hardware. This demo showcases low-latency, high-efficiency performance as a script
Best-in-class Multimodal RAG: How the Llama 3.2 NeMo Retriever Embedding Model Boosts Pipeline Accuracy
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. Data goes far beyond text—it is inherently multimodal, encompassing images, video, audio, and more, often in complex and unstructured formats. While the common method is to convert PDFs, scanned images, slides, and other documents into text, it
BrainChip Demonstration of LLM Inference On an FPGA at the Edge using the TENNs Framework
Kurt Manninen, Senior Solutions Architect at BrainChip, demonstrates the company’s latest edge AI and vision technologies and products at the 2025 Embedded Vision Summit. Specifically, Van Manninen demonstrates his company’s large language models (LLMs) running on an FPGA edge device, powered by BrainChip’s proprietary TENNs (Temporal Event-Based Neural Networks) framework. BrainChip enables real-time generative AI
BrainChip Demonstration of Its Latest Audio AI Models in Action At the Edge
Richard Resseguie, Senior Product Manager at BrainChip, demonstrates the company’s latest edge AI and vision technologies and products at the 2025 Embedded Vision Summit. Specifically, Van Resseguie demonstrates the company’s latest advancements in edge audio AI. The demo features a suite of models purpose-built for real-world applications including automatic speech recognition, denoising, keyword spotting, and
Andes Technology Advances High-performance RISC-V Strategy with U.S.-based Design Center: Condor Computing
San Jose, CA – July 7, 2025 – Andes Technology (TWSE: 6533; SIN: US03420C2089; ISIN: US03420C1099), the leading supplier of high-efficiency, low-power 32/64-bit RISC-V processor cores and founding premier member of RISC-V International, today announced a major milestone in its U.S. expansion through Condor Computing, a wholly owned subsidiary based in Austin, Texas. Condor Computing was established
Achieving High-speed Automatic Emergency Braking with AI-driven 4D Imaging Radar
This blog post was originally published at Ambarella’s website. It is reprinted here with the permission of Ambarella. Across the globe, regulators are accelerating efforts to make roads safer through the widespread adoption of Automatic Emergency Braking (AEB). In the United States, the National Highway Traffic Safety Administration (NHTSA) implemented a sweeping regulation that requires
Qualcomm Trends and Technologies to Watch In IoT and Edge AI
This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. “It’s amazing how Qualcomm was able to turn the ship on a dime since the last [Embedded World] show. The launch of Qualcomm Dragonwing and the Partner Day event were on point and helpful, showing Qualcomm’s commitment
“NPU IP Hardware Shaped Through Software and Use-case Analysis,” a Presentation from Ceva
Yair Siegel, Senior Director for Wireless and Emerging Markets at Ceva, presents the “NPU IP Hardware Shaped Through Software and Use-case Analysis” tutorial at the May 2025 Embedded Vision Summit. True innovation in tiny machine learning (tinyML) emerges from a synergy between software ingenuity, real-world application insights and leading-edge processor… “NPU IP Hardware Shaped Through
Nota AI Collaborates with Renesas on High-efficiency Driver Monitoring AI for RA8P1 Microcontroller
AI model optimization powers high-efficiency DMS on ultra-compact MCUs 50FPS real-time performance with ultra-low power and minimal system footprint SEOUL, South Korea, July 2, 2025 /PRNewswire/ — Nota AI, a global leader in AI optimization, today announced a collaboration with Renesas Electronics Corporation, a premier supplier of advanced semiconductor solutions, to deliver an optimized Driver Monitoring
“Voice Interfaces on a Budget: Building Real-time Speech Recognition on Low-cost Hardware,” a Presentation from Useful Sensors
Pete Warden, CEO of Useful Sensors, presents the “Voice Interfaces on a Budget: Building Real-time Speech Recognition on Low-cost Hardware” tutorial at the May 2025 Embedded Vision Summit. In this talk, Warden presents Moonshine, a speech-to-text model that outperforms OpenAI’s Whisper by a factor of five in terms of speed.… “Voice Interfaces on a Budget:
Chips&Media’s New APV CODEC Delivers Extreme Visual Quality to the Android Industry
Advanced Professional Video CODEC from Chips&Media is now on its way to the Android industry to enable extreme image quality as well as professional video experience in capture, playback, and edit use-cases in APV ecosystem. Key notes: New CODEC for professional video experience, in healthy competition with ProRes in iOS Ideal for edge devices even
Renesas Sets New MCU Performance Bar with 1-GHz RA8P1 Devices with AI Acceleration
Single- and Dual-Core MCUs Combine Arm Cortex-M85 and M33 Cores with Arm Ethos-U55 NPU to Deliver Superior AI Performance up to 256 GOPs Unprecedented 7300+ CoreMarks[1] with Dual Arm CPU cores TSMC 22ULL Process Delivers High Performance and Low Power Consumption Embedded MRAM with Faster Write Speeds and Higher Endurance and Retention Dedicated Peripherals Optimized
Embedded Quest 2025: MCU Vendors Step up Edge AI Play
Edge AI was the primary focus of microcontroller vendors at the 2025 Embedded World Exhibition. We caught up with some industry executives for our annual Embedded Quest program, asking them about their take on Edge AI. As usual, the Embedded World Exhibition in Nuremberg, Germany, drew a large crowd of companies in the computing processor
Introducing NVFP4 for Efficient and Accurate Low-precision Inference
This blog post was originally published at NVIDIA’s website. It is reprinted here with the permission of NVIDIA. To get the most out of AI, optimizations are critical. When developers think about optimizing AI models for inference, model compression techniques—such as quantization, distillation, and pruning—typically come to mind. The most common of the three, without
Simplifying Vision AI Development with Renesas AI Model Deployer Powered by NVIDIA TAO
This blog post was originally published at Renesas’ website. It is reprinted here with the permission of Renesas. Edge AI is no longer a futuristic idea—it’s an essential technology driving today’s smart devices across industries, from industrial automation to consumer IoT applications. But building AI applications at the edge still comes with challenges: complexity with
“ONNX and Python to C++: State-of-the-art Graph Compilation,” a Presentation from Quadric
Nigel Drego, Co-founder and Chief Technology Officer at Quadric, presents the “ONNX and Python to C++: State-of-the-art Graph Compilation” tutorial at the May 2025 Embedded Vision Summit. Quadric’s Chimera general-purpose neural processor executes complete AI/ML graphs—all layers, including pre- and post-processing functions traditionally run on separate DSP processors. To enable… “ONNX and Python to C++:
