PROVIDER

Microchip Expands Developer Access with Free MPLAB® XC Compilers and MPLAB Machine Learning Development Suite

CHANDLER, Ariz., July 8, 2026 — Microchip Technology (Nasdaq: MCHP) has announced that its MPLAB® XC Pro Compilers and MPLAB Machine Learning (ML) Development Suite are now available at no cost to customers. By enabling unlimited installs across individual and team environments, these tools give developers free access to advanced optimization capabilities and integrated embedded machine learning workflows. “Our focus is on optimizing […]

Microchip Expands Developer Access with Free MPLAB® XC Compilers and MPLAB Machine Learning Development Suite Read More +

Ebttikar and MemryX Form Strategic Partnership to Accelerate Computer Vision Edge AI Across Saudi Arabia

RIYADH, Saudi Arabia, July 9, 2026 /PRNewswire/ — Ebttikar Technology Company, a Saudi technology solutions provider and systems integrator, and MemryX Inc., a developer of edge AI inference accelerator chips, today announced a strategic partnership to accelerate the commercial deployment of production-ready Computer Vision Edge AI solutions across Saudi Arabia, with potential expansion to qualified opportunities in

Ebttikar and MemryX Form Strategic Partnership to Accelerate Computer Vision Edge AI Across Saudi Arabia Read More +

Free Webinar on Designing Computer Vision for the Far Edge

On September 24, 2026 at 9 am PT (noon ET), Nicolas Widynski, AI Fellow at Lattice Semiconductor, will present the free hour webinar “Efficient Computer Vision at the Far Edge: Design and Training Under Constraints,” organized by the Edge AI and Vision Alliance. Here’s the description, from the event registration page: This session explores practical

Free Webinar on Designing Computer Vision for the Far Edge Read More +

Upcoming Webinar on Agentic Smart City Systems

On July 29, 2026 at 10:00 am PT (1:00 pm ET), Intel will present the webinar “Agentic Smart City Systems: Real-Time Traffic Orchestration.” Here’s the description, from the event registration page: Beat congestion, save time, and route smarter in this hands-on, gamified workshop where Agentic AI meets Edge AI to power next-generation smart cities and

Upcoming Webinar on Agentic Smart City Systems Read More +

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark EdgeFirst Perception Index profiles the entire perception pipeline — from CoreML to CUDA, desktop GPU to sub-7-watt edge NPU — and is the first independent benchmark to validate YOLO26 on edge hardware. The Q2 edition includes 330+ full validation sessions of 4 Ultralytics YOLO model families (21

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark Read More +

Lattice FPGA Embedded Vision: Real-Time ISP Pipeline with Integrated Tuning Tool

Lattice Semiconductor demonstrates a complete end-to-end vision pipeline running entirely on an FPGA, from CSI camera input to screen output. Raw sensor data is processed by an on-chip ISP that converts it to a clean YUV 422 video stream in real time. The platform includes a dedicated ISP builder and tuning tool, allowing designers to

Lattice FPGA Embedded Vision: Real-Time ISP Pipeline with Integrated Tuning Tool Read More +

Video over Ethernet on Lattice CrossLink™-NX FPGA: Microsecond Latency Demo

Tecphos demonstrates real-time video over Ethernet using a Lattice CrossLink-NX 40 FPGA at the Embedded Vision Summit. The FPGA captures raw image data from a MIPI image sensor, processes and scales it, and simultaneously delivers an uncompressed stream to the host while compressing it to JPEG on-chip. Compressed data is formatted into Ethernet packets and

Video over Ethernet on Lattice CrossLink™-NX FPGA: Microsecond Latency Demo Read More +

Why High-Resolution 3D Depth Is Critical for Next-Generation Robots

This blog post was originally published at e-con Systems’ website. It is reprinted here with the permission of e-con Systems. When discussing 3D depth cameras, “high-resolution” refers to a sensor’s ability to capture a dense, detailed map of distance measurements. Specifically, it means the sensor provides more individual data points, or pixels, across its field of

Why High-Resolution 3D Depth Is Critical for Next-Generation Robots Read More +

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric

Mark Oliver, the VP of Marketing at Efinix demonstrates how multiple AI models can be compiled to run on dedicated AI accelerators implemented in the high performance Titanium FPGA family. He shows how Efinix supplied tools can be used to optimize an AI model to run on an AI accelerator delivering hardware level performance while

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric Read More +

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI

Mark Oliver, the VP of Marketing at Efinix demonstrates the ability to run four independent AI models on the hardened quad core processor inside the Titanium family of FPGAs. He shows how an intuitive software flow can be accelerated through custom instructions to run “bottle neck” software routines in the FPGA fabric at hardware speed

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top