Processors

AMD Versal™ AI Edge Series Gen 2​Hard ISP Featuring 12x Sensor Inputs

This demo showcases the AMD Versal™ AI Edge Series Gen 2 VEK385 evaluation board’s ability to support streaming raw video data from 12 different CMOS image sensors concurrently and process 14 live streams out through the hardened ISP blocks in a single 2VE3858 adaptive SoC. It features a mix of sensors with different resolutions and […]

AMD Versal™ AI Edge Series Gen 2​Hard ISP Featuring 12x Sensor Inputs Read More +

AI Agents on AMD – Secure Agent Computing at the Edge

See how agentic AI workflows can use both local AMD hardware and cloud resources to improve privacy, performance, and cost efficiency. This demo showcases AI agents running with the AMD ROCm™ software platform. Private and data-sensitive tasks can remain on the local system, while more demanding workloads can be sent to cloud-based models when needed.

AI Agents on AMD – Secure Agent Computing at the Edge Read More +

Free Webinar on Building Trustworthy Physical AI at the Edge

On September 2, 2026 at 9 am PT (noon ET), Muneyb Minhazuddin, Customer Growth Officer at Ambarella and Pietro Antonio Cicalese, Senior Technical Marketing Engineer at Ambarella, will present the free hour webinar “See, Think, Act, Learn: Building Trustworthy Physical AI at the Edge,” organized by the Edge AI and Vision Alliance. Here’s the description, from

Free Webinar on Building Trustworthy Physical AI at the Edge Read More +

Breadth, Depth and Value: Arm Empowers Developers for the Agentic AI Era

This blog post was originally published at Arm’s website. It is reprinted here with the permission of Arm. Great hardware matters, but software is what helps unlock its full value. Arm’s DNA is hardware, and our sustained software investments help make that hardware easier to use, optimize, and scale. Since our inception, Arm has invested across the

Breadth, Depth and Value: Arm Empowers Developers for the Agentic AI Era Read More +

VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications

Shanghai, China, July 3, 2026–VeriSilicon (688521.SH) today announced its high-performance CPP2000 Camera Post-Processing (CPP) IP, expanding the company’s Image Signal Processing (ISP) solutions with advanced post-processing capabilities. By improving image quality and visual perception in mobile imaging scenarios, CPP2000 enables more reliable vision performance in robotics, drones, and other mobile vision applications. CPP2000 integrates multiple

VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications Read More +

Microchip Advances Neural Network Implementation with VectorBlox 3.0 Accelerator SDK

Latest release leverages sparse neural networks to improve performance and enable more efficient edge AI on PolarFire® FPGAs and SoCs CHANDLER, Ariz., July 14, 2026 — Deploying AI inference in power‑constrained and mission‑critical environments such as aerospace and defense systems requires solutions that balance performance, efficiency, reliability and ease of development. To better manage these challenges,

Microchip Advances Neural Network Implementation with VectorBlox 3.0 Accelerator SDK Read More +

Smart Sensor Demo: On-Device Object Detection with Lattice CertusPro™-NX

Lattice Semiconductor demonstrates how the CertusPro-NX FPGA bridges an image sensor to a Raspberry Pi, performing on-device pre-processing and object detection before passing data to the host CPU. Sensor frames at 30 fps are fed into the FPGA, where an object detection model — trained on eight automotive object classes — runs locally and outputs

Smart Sensor Demo: On-Device Object Detection with Lattice CertusPro™-NX Read More +

“From YOLO to SAM: Segmentation Models on Real Edge Hardware,” a Presentation from Au-Zone Technologies

Sébastien Taylor, VP of R & D at Au-Zone Technologies presents “From YOLO to SAM: Segmentation Models on Real Edge Hardware” at the May 2026 Embedded Vision Summit. Segmentation is fundamental to edge vision—from drivable surface detection to industrial inspection. But how do different approaches actually perform on resource-constrained hardware?… “From YOLO to SAM: Segmentation

“From YOLO to SAM: Segmentation Models on Real Edge Hardware,” a Presentation from Au-Zone Technologies Read More +

Run Ultralytics YOLO on Axelera AIPUs in Minutes

This blog post was originally published at Axelera AI’s website. It is reprinted here with the permission of Axelera AI. Trying new AI hardware typically means weeks of integration work before you can tell if the hardware is even worth it. There’s a new compiler, new runtime, and new preprocessing quirks. By the time you’ve ported

Run Ultralytics YOLO on Axelera AIPUs in Minutes Read More +

Microchip Expands Developer Access with Free MPLAB® XC Compilers and MPLAB Machine Learning Development Suite

CHANDLER, Ariz., July 8, 2026 — Microchip Technology (Nasdaq: MCHP) has announced that its MPLAB® XC Pro Compilers and MPLAB Machine Learning (ML) Development Suite are now available at no cost to customers. By enabling unlimited installs across individual and team environments, these tools give developers free access to advanced optimization capabilities and integrated embedded machine learning workflows. “Our focus is on optimizing

Microchip Expands Developer Access with Free MPLAB® XC Compilers and MPLAB Machine Learning Development Suite Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top