Processors

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric

Mark Oliver, the VP of Marketing at Efinix demonstrates how multiple AI models can be compiled to run on dedicated AI accelerators implemented in the high performance Titanium FPGA family. He shows how Efinix supplied tools can be used to optimize an AI model to run on an AI accelerator delivering hardware level performance while […]

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric Read More +

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI

Mark Oliver, the VP of Marketing at Efinix demonstrates the ability to run four independent AI models on the hardened quad core processor inside the Titanium family of FPGAs. He shows how an intuitive software flow can be accelerated through custom instructions to run “bottle neck” software routines in the FPGA fabric at hardware speed

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI Read More +

Mark Oliver Demonstrates Super Resolution on the Power-Efficient Efinix Titanium FPGAs

Mark Oliver, the VP or Marketing at Efinix demonstrates the superior performance of an AI algorithm to perform super resolution on a low resolution image. This approach is only feasible due to the low power consumption and superior performance of the Efinix Titanium family of FPGAs meaning that the super resolution functionality can be placed

Mark Oliver Demonstrates Super Resolution on the Power-Efficient Efinix Titanium FPGAs Read More +

Cadence x MosChip Demo: On-Device SLM Voice Agent on a Vision DSP (Cloud-Free Conversational AI)

  This demonstration by MosChip and Cadence shows a Small Language Model (SLM) voice assistant running entirely on-device on the Cadence Tensilica Vision Q7 DSP within an Axera AX650N platform – with no cloud connection. It walks through the full interaction loop: spoken input is converted to text, a compact quantized language model (SLM) generates

Cadence x MosChip Demo: On-Device SLM Voice Agent on a Vision DSP (Cloud-Free Conversational AI) Read More +

Vedya Labs Demonstration of Stable Diffusion Deployment on Cadence Tensilica DSPs

Suresh Pasupuleti, Managing Director of Vedya Labs, presents the company’s work in bringing Stable Diffusion-based image generation to DSP-centric embedded platforms. The demonstration showcases a nearly 500-million-parameter model running on the Axera AX650N SoC, with the text encoder, U-Net, and VAE stages optimized for dual Cadence Tensilica Vision DSPs. Using INT8 quantization and a combination

Vedya Labs Demonstration of Stable Diffusion Deployment on Cadence Tensilica DSPs Read More +

Bolom Sound Classification on Cadence Tensilica HiFi 5

Mauricio Greene of Bolom demonstrates real-time Sound Classification running on the Cadence Tensilica HiFi 5 DSP at the Embedded Vision Summit. Bolom Acoustic Intelligence edge models identify hundreds of distinct sound events and soundscape scenes – such as sirens, alarms, horns, traffic and more, fully on-device and without relying on the cloud. The Tensilica HiFi

Bolom Sound Classification on Cadence Tensilica HiFi 5 Read More +

When the Edge Is 400 Kilometers Up: AI, Space, and the Limits of Cloud Computing

This blog post was originally published at Ambarella’s website. It is reprinted here with the permission of Ambarella. The orbital community has reached the same conclusions that the broader edge AI industry has been articulating for years: If moving the data is more expensive than moving the result, the processing belongs where the data was produced. The

When the Edge Is 400 Kilometers Up: AI, Space, and the Limits of Cloud Computing Read More +

HTEC White Paper Outlines the Convergence of Edge AI, Semiconductor Software, and Autonomous Systems

This content was originally published at HTEC’s website. It is reprinted here with the permission of HTEC. Physical AI at the Edge: Building the Full Stack for Real-World Deployment For years, AI progress was measured by model benchmark scores. The real test is different: does it work when deployed in a vehicle, a factory, a

HTEC White Paper Outlines the Convergence of Edge AI, Semiconductor Software, and Autonomous Systems Read More +

Powering the Next Generation of NVIDIA AI Factories with MGX

This blog post was originally published at Analog Devices’ website. It is reprinted here with the permission of Analog Devices. As AI workloads accelerate, the shift toward AI factories are driving unprecedented rack-level power density. At the center of this transition is NVIDIA MGX™, an open modular architecture that enables faster system design, improved scalability and rapid

Powering the Next Generation of NVIDIA AI Factories with MGX Read More +

“From Chips to Platforms: Scaling Edge AI with SoMs, Production Linux and Secure Life-Cycle Ops,” a Presentation from Peridio

Amir Sherman, Head of Global Business Development at Peridio presents “From Chips to Platforms: Scaling Edge AI with SoMs, Production Linux and Secure Life-Cycle Ops” at the May 2026 Embedded Vision Summit. Edge AI has moved beyond choosing a single chip or platform. Teams now face a harder question: how… “From Chips to Platforms: Scaling

“From Chips to Platforms: Scaling Edge AI with SoMs, Production Linux and Secure Life-Cycle Ops,” a Presentation from Peridio Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top