Processors

Upcoming Webinar on Agentic Smart City Systems

On July 29, 2026 at 10:00 am PT (1:00 pm ET), Intel will present the webinar “Agentic Smart City Systems: Real-Time Traffic Orchestration.” Here’s the description, from the event registration page: Beat congestion, save time, and route smarter in this hands-on, gamified workshop where Agentic AI meets Edge AI to power next-generation smart cities and […]

Upcoming Webinar on Agentic Smart City Systems Read More +

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark EdgeFirst Perception Index profiles the entire perception pipeline — from CoreML to CUDA, desktop GPU to sub-7-watt edge NPU — and is the first independent benchmark to validate YOLO26 on edge hardware. The Q2 edition includes 330+ full validation sessions of 4 Ultralytics YOLO model families (21

Beyond TOPS: The First Full-Pipeline AI Vision Benchmark Read More +

Lattice FPGA Embedded Vision: Real-Time ISP Pipeline with Integrated Tuning Tool

Lattice Semiconductor demonstrates a complete end-to-end vision pipeline running entirely on an FPGA, from CSI camera input to screen output. Raw sensor data is processed by an on-chip ISP that converts it to a clean YUV 422 video stream in real time. The platform includes a dedicated ISP builder and tuning tool, allowing designers to

Lattice FPGA Embedded Vision: Real-Time ISP Pipeline with Integrated Tuning Tool Read More +

Video over Ethernet on Lattice CrossLink™-NX FPGA: Microsecond Latency Demo

Tecphos demonstrates real-time video over Ethernet using a Lattice CrossLink-NX 40 FPGA at the Embedded Vision Summit. The FPGA captures raw image data from a MIPI image sensor, processes and scales it, and simultaneously delivers an uncompressed stream to the host while compressing it to JPEG on-chip. Compressed data is formatted into Ethernet packets and

Video over Ethernet on Lattice CrossLink™-NX FPGA: Microsecond Latency Demo Read More +

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric

Mark Oliver, the VP of Marketing at Efinix demonstrates how multiple AI models can be compiled to run on dedicated AI accelerators implemented in the high performance Titanium FPGA family. He shows how Efinix supplied tools can be used to optimize an AI model to run on an AI accelerator delivering hardware level performance while

Mark Oliver Demonstrates AI Segmentation Accelerated in Hardware AI Accelerators on the FPGA Fabric Read More +

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI

Mark Oliver, the VP of Marketing at Efinix demonstrates the ability to run four independent AI models on the hardened quad core processor inside the Titanium family of FPGAs. He shows how an intuitive software flow can be accelerated through custom instructions to run “bottle neck” software routines in the FPGA fabric at hardware speed

Mark Oliver Demonstrates the Power of Custom Instruction Acceleration for Edge AI Read More +

Mark Oliver Demonstrates Super Resolution on the Power-Efficient Efinix Titanium FPGAs

Mark Oliver, the VP or Marketing at Efinix demonstrates the superior performance of an AI algorithm to perform super resolution on a low resolution image. This approach is only feasible due to the low power consumption and superior performance of the Efinix Titanium family of FPGAs meaning that the super resolution functionality can be placed

Mark Oliver Demonstrates Super Resolution on the Power-Efficient Efinix Titanium FPGAs Read More +

Cadence x MosChip Demo: On-Device SLM Voice Agent on a Vision DSP (Cloud-Free Conversational AI)

  This demonstration by MosChip and Cadence shows a Small Language Model (SLM) voice assistant running entirely on-device on the Cadence Tensilica Vision Q7 DSP within an Axera AX650N platform – with no cloud connection. It walks through the full interaction loop: spoken input is converted to text, a compact quantized language model (SLM) generates

Cadence x MosChip Demo: On-Device SLM Voice Agent on a Vision DSP (Cloud-Free Conversational AI) Read More +

Vedya Labs Demonstration of Stable Diffusion Deployment on Cadence Tensilica DSPs

Suresh Pasupuleti, Managing Director of Vedya Labs, presents the company’s work in bringing Stable Diffusion-based image generation to DSP-centric embedded platforms. The demonstration showcases a nearly 500-million-parameter model running on the Axera AX650N SoC, with the text encoder, U-Net, and VAE stages optimized for dual Cadence Tensilica Vision DSPs. Using INT8 quantization and a combination

Vedya Labs Demonstration of Stable Diffusion Deployment on Cadence Tensilica DSPs Read More +

Bolom Sound Classification on Cadence Tensilica HiFi 5

Mauricio Greene of Bolom demonstrates real-time Sound Classification running on the Cadence Tensilica HiFi 5 DSP at the Embedded Vision Summit. Bolom Acoustic Intelligence edge models identify hundreds of distinct sound events and soundscape scenes – such as sirens, alarms, horns, traffic and more, fully on-device and without relying on the cloud. The Tensilica HiFi

Bolom Sound Classification on Cadence Tensilica HiFi 5 Read More +

Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.

Contact

Address

Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596

Phone
Phone: +1 (925) 954-1411
Scroll to Top