Montreal, Canada — March 4, 2026 — Airy3D today announced a joint demonstration with Lattice Semiconductor highlighting a compact and compute-efficient 3D vision solution for humanoids and advanced robotics, which will be on display at Embedded World 2026. The demo combines Airy3D’s DepthIQ™ technology with a compact, low-power Lattice CrossLink™-NX FPGA to enable high-quality depth […]
LETTER FROM THE EDITOR Dear Colleague, Vision-language models are becoming widely used. How can engineers familiar with classical AI and vision techniques learn to leverage these new models in real world applications? We have two pieces today focused on getting started with VLMs, one focused on running them on the Jetson hardware family, and
Edge AI and Vision Insights: March 4, 2026 Read More +
This blog post was originally published at Qualcomm’s website. It is reprinted here with the permission of Qualcomm. What Is a Multi-Sensor Stack, Really? At its core, a multi-sensor stack is a layered system where multiple sensor types (visual, thermal, acoustic, motion, environmental) work in parallel to generate a contextual understanding of the world around
Multi-Sensor IoT architecture: inside the stack and how to scale it Read More +
This blog post was originally published at ENERZAi’s website. It is reprinted here with the permission of ENERZAi. Hello! I’m Minwoo Son from ENERZAi’s Business Development team. Through several posts so far, we’ve shared ENERZAi’s full-stack software capabilities for delivering high-performance on-device AI — including Optimium, our proprietary AI compiler that encapsulates our optimization expertise;
Why On-device AI Matters Read More +
On March 19, 2026, at 1:00 pm EDT (10:00 am PDT) Boston.AI will deliver a webinar “Intelligent Driver Development with LLM Context Engineering ” From the event page: Developing even simple sensor drivers can consume valuable engineering time, requiring manual transcription of registers from datasheets into code—an error-prone and repetitive process. In this webinar, you’ll
Upcoming Webinar on LLM-driven Driver Development Read More +
This blog post was originally published at e-con Systems’ website. It is reprinted here with the permission of e-con Systems. Key Takeaways Why does robotaxi vision need more than task-driven ADAS sensing? Impact of long-duty operation and changing lighting on perception reliability Challenges faced across vehicles, cities, and operating conditions How visual data continuity affects
From ADAS to Robotaxi: How to Overcome the Major Vision Challenges Read More +
Hsinchu, Taiwan – February 26, 2026 – The collaboration between 10xEngineers, a services company specializing in AI compilers, and Andes Technology Corporation, a leading provider of high-performance, low-power 32- and 64-bit RISC-V processor IP and a Founding Premier Member of RISC-V International, delivers first-class AI workload compilation for Andes AX46MPV cores using 10xEngineers’ AI graph compiler, Baltoro. This collaboration enables
10xEngineers and Andes Enable High-Performance AI Compilation for RISC-V AX46MPV Cores Read More +
Take a look at the Renesas flagship MCU, RA8P1, featuring a 1GHz ARM Cortex-M85 and Ethos-U55 NPU. Here we are showcasing one facial detection demo using YOLO and a Wheat Disease Detection demo, in partnership with Moschip.
Edge AI and Vision on Renesas RA8P1 MCU Read More +
This blog post was originally published at HTEC’s website. It is reprinted here with the permission of HTEC. AI has moved from ambition to action. Every organization is deploying it. Yet for most enterprises, the real challenge is only just beginning. Today, HTEC, a global AI‑first provider of software and hardware design and engineering services,
HTEC Research Reveals the Real AI Scaling Challenge: It’s Not the Technology Read More +
February 24, 2026, Seoul, — As a premier multimedia IP provider, Chips&Media is proud to announce the strategic expansion of the WAVE-N ecosystem – our next-generation customized NPU architecture. Key Objectives: Strategic Partnerships: Cultivating alliances with leading AI-based imaging network providers IP Integration: Merging our silicon-proven WAVE-N IP with pre-evaluated, high-performance AI networks Customer-Centric Innovation: Providing clients with access to
Here you’ll find a wealth of practical technical insights and expert advice to help you bring AI and visual intelligence into your products without flying blind.
Berkeley Design Technology, Inc.
PO Box #4446
Walnut Creek, CA 94596
